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In this work we apply the current-based threshold voltage deﬁnition (equality between the drift and dif-
fusion components of drain current) to intrinsic symmetric double-gate MOSFETs. We show that the half
maximum point of the gm/ID (transconductance-to-current ratio) curve in the linear region corresponds
exactly to the condition IDdrift = IDdiff when mobility variation is neglected. Numerical simulations show
that the threshold voltages determined from the gm/ID curve and from the IDdrift = IDdiff condition differ
by about /t/2 (one half of the thermal voltage) when considering realistic mobility variations. Simulation
results show that the threshold voltages determined with the gm/ID procedure are close to those obtained
with the Y (=ID=
ﬃﬃﬃﬃﬃﬃ
gm
p
) function method for a considerable range of silicon ﬁlm thicknesses, channel
lengths, and temperature values. The current-based procedure has also been successfully applied exper-
imentally to a FinFET over a wide temperature range.
 2010 Elsevier Ltd. Open access under the Elsevier OA license.1. Introduction there are two clearly different conduction regimes for the MOSFET,Double-gate (DG) MOSFETs with undoped body have been pro-
posed for nanometer size CMOS [1,2]. Due to the improved electro-
static control of the channel charges, DG transistors present nearly
ideal subthreshold slope of 60 mV/decade at room temperature
and reduced short-channel effects. Additionally, the ﬂuctuations
in characteristics due to random discrete dopants are avoided.
Even if the threshold voltage is the main parameter to model the
on–off transition in MOSFETs, there is no consensus about its def-
inition for intrinsic channel devices [3].
Several deﬁnitions have been proposed for the threshold volt-
age of undoped MOSFETs [3], most of them failing to provide
simultaneously a physical meaning, unambiguity in the extraction
methodology, and a proper description of the dependence on the
silicon and insulator thicknesses. In this paper we show that the
current-based deﬁnition of threshold voltage (equality between
the drift and diffusion components of drain current), previously
introduced and applied to conventional bulk MOSFETs [4–7], is
very appropriate for undoped symmetric double-gate MOSFETs.
The difﬁculty in determining the threshold voltage is due to the
fact that no critical point can be directly identiﬁed in the current
voltage characteristic as the turn on or threshold point. Althoughda UFBA – DEE, Rua Aristides
zil. Tel.: +55 71 3283 9773;
Elsevier OA license.the exponential (weak inversion) and the approximately linear/qua-
dratic (strong inversion) regimes, the transition between them is
very gradual, corresponding to two orders ofmagnitude of variation
in the current [8]. The threshold voltage is somewhere in this transi-
tion region, its precise location depending on the adopted deﬁnition.
To obtain a directly observable point (e.g., a minimum of a
curve) associated with the threshold condition, derivatives of the
current–voltage characteristic must be calculated. A method using
a ﬁrst logarithmic derivative only, the gm/ID (transconductance-
to-current ratio) method, has been proposed [5,6,9] and has been
shown to be consistent with the thermal charge density deﬁnition
(C0ox/t , see Appendix A) of the threshold voltage [4–6].
In this study, we apply the current-based deﬁnition of threshold
to undoped body symmetric DG-MOSFETs (Section 2), show exam-
ples of the gm/ID procedure for extracting the threshold voltage of
undoped body symmetric DG-MOSFETs (Section 3), and compare
this extraction procedure to others (Section 4).2. Current-based deﬁnition of threshold
The weak inversion current in MOSFET is essentially due to the
carrier diffusion, whereas the strong inversion current is mostly
due to the carrier drift.
At some point in the transition region between weak and strong
inversion, the drift and diffusion components of the current are
equal. Taking this point as the threshold is very appropriate [4].
90 A.I.A. Cunha et al. / Solid-State Electronics 56 (2011) 89–94In order to obtain general results we will use the Pao-Sah model
of the MOSFET which includes both the drift and diffusion trans-
port mechanisms, and gives an exact model of the long-channel
MOSFET. In the Pao-Sah model [10], the drain current in an n-chan-
nel MOSFET is:
ID ¼ IDdrift þ IDdiff ¼ alWQ 0e
dVC
dy
ð1Þ
where l is the electron mobility, Q 0e is (one half of) the mobile
charge density in single-gate (symmetric double-gate) devices, W
is the channel width and VC is the channel voltage (quasi-Fermi po-
tential of electrons). The factor a is equal to 1 for a conventional pla-
nar MOSFET and is equal to 2 for a symmetric DG-MOSFET (Fig. 1).
The diffusion component of the current is:
IDdiff ¼ alW/t
dQ 0e
dy
ð2Þ
Using (1) and (2), the condition IDdrift = IDdiff is fulﬁlled if:
alWQ 0e
dVC
dy
¼ 2alW/t
dQ 0e
dy
ð3:aÞ
which can be rewritten as:
@Q 0e
@VC
1
Q 0e
¼  1
2/t
ð3:bÞ
Since the channel charge is controlled by the difference be-
tween the gate (VG) and the channel voltages (see Appendix A),
@Q 0e=@VC ¼ @Q 0e=@VG, and, thus, (3.b) is equivalent to:
@Q 0e
@VG
1
Q 0e
¼ 1
2/t
ð4Þ
for an intrinsic symmetric double-gate MOSFET.
In the linear region (VDS 6 2/t), the Pao-Sah integral expression
of the drain current in conventional planar (a = 1) or symmetric
DG-MOSFET (a = 2) reduces to:
ID ¼ alWL Q
0
eðVG;VSÞVDS ð5Þ
where VS and VDS are the source and drain-to-source voltages,
respectively.
Thus the transconductance-to-current ratio is given by:
gm
ID
¼ @ ln ID
@VG
¼ @ lnl
@VG
þ @ lnQ
0
eðVG; VSÞ
@VG
ð6Þ
where gm is the gate transconductance.
In weak and in the low moderate inversion regions the carrier
charge density varies (quasi) exponentially with the gate voltage.undoped body 
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Fig. 1. Schematic diagram of an n-channel intrinsic symmetric DG-MOSFET.Since the mobility dependence on the gate voltage is much lower
than the charge dependence we can write:
gm
ID
¼ @Q
0
eðVG; VSÞ
@VG
1
Q 0e
ð7Þ
for the weak and the low moderate inversion regions.
Since the double-gate MOSFET has an ideal subthreshold slope
(see Appendix A) the maximum value of gm/ID in the linear region
is 1//t. According to (3.b) and (7), the condition IDdrift = IDdiff in the
linear region is equivalent to:
gm
ID
ﬃ 1
2/t
ð8Þ
Therefore, the current-based deﬁnition of threshold voltage is
related to an unambiguous feature of the I–V characteristic in the
linear region: a drop of 50% in gm/ID relative to its maximum value.
The gate voltage at this point corresponds to the (equilibrium)
threshold voltage.
3. gm/ID extraction procedure of threshold voltage
The test device should be connected as shown in Fig. 2, where
VS = 0 and VD is very small (2/t or below). In Fig. 2, the gm/ID vs.
VG characteristic has been obtained through three-dimensional
numerical simulation [13], for a 0.3 lm-long n-channel double-
gate device with oxide thickness tox = 2 nm, silicon ﬁlm thickness
tSi = 20 nm, p-type light doping concentration of 1  1015 cm3, sil-
icon ﬁlm height HSi = 60 nm, gate metal work function of 4.7 eV,
drain and source diffusion lengths of 0.15 lm, donor concentration
at source and drain ND = 5  1020 cm3 and considering the mobil-
ity dependence with the horizontal and vertical electric ﬁelds. We
have adopted VS = 0 and VDS = 50 mV (and T = 300 K). Condition (8)
is represented by the circle.
To demonstrate the application of the proposed deﬁnition for
the threshold voltage extraction Fig. 3 presents the integral of
the drift and diffusion current components as a function of the gate
voltage for devices with the same parameters than that of Fig. 2,
with the exception of L = 1 lm and tSi of 10 nm and 40 nm.
For the device with tSi = 10 nm the inﬂuence of quantum
mechanics has been accounted for. Also, in the same ﬁgure, the ex-
tracted gm/ID characteristic is shown. In Fig. 3A and B the mobility
degradation with the electric ﬁeld has been neglected and in
Fig. 3C and D the mobility degradation caused by both horizontal
and vertical electric ﬁelds has been included.
When mobility is assumed to be constant, the equality between
IDdrift and IDdiff perfectly matches the gm/ID procedure for threshold0.0 0.3 0.6 0.9 1.2
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Fig. 3. Curve of the drift and diffusion components of the drain current (left Y-axis) and gm/ID (right Y-axis) vs. the gate voltage, comparing the threshold condition when gm/ID
ratio drops to the half of its maximum value and when IDdrift = IDdiff considering a constant mobility (A and B) and the mobility degradation due to the vertical and lateral
electric ﬁelds (C and D) for devices with tSi = 10 nm and 40 nm, respectively.
10-1 100 101
10
15
20
25
1.2 3 6 12 30 60
tSi [nm]
Current Based
 Charge-Based criterion of [11]
 Condition of [2]
 Crossover between surface potential behaviors [12]
(V
T0
 - 
V F
B)
 / 
φ t
C'ox / C'Si
Fig. 4. Threshold voltage of intrinsic symmetric DG-MOSFET, calculated from:
current-based (circles); charge-based criterion of Sallese et al. [11] (squares);
condition of Poiroux et al. [2] (crosses); crossover between surface potential
behaviors (triangles) [12]. tox = 2 nm.
A.I.A. Cunha et al. / Solid-State Electronics 56 (2011) 89–94 91voltage deﬁnition. On the other hand, if the mobility degradation is
considered in the simulation, a small difference between the equal-
ity of both current components and the gm/ID procedure can be ob-
served. This difference reaches 16 mV for tSi = 10 nm and increases
as tSi is reduced.
The difference between the deﬁnitions of the threshold voltage
from: (i) the equality between the diffusion and drift currents (Eq.
(4)) and (ii) the transconductance-to-current ratio (Eq. (6)) can be
explained as follows. In deﬁnition (i), the measurement of the
threshold voltage depends only on how the channel charge is
dependent on the gate voltage, being independent on howmobility
varies with the transversal electric ﬁeld (see Eq. (4)). On the other
hand, in deﬁnition (ii) one can see that the measurement of the
threshold voltage is dependent not only on the charge variation
with the gate voltage but also on the mobility dependence on the
transversal ﬁeld.
One typical feature of narrow (or thin) undoped DG-MOSFETs is
the occurrence of volume inversion [14] for low electron charge
density. For gate voltages above the threshold voltage, the ﬂow
of carriers is more pronounced close to the interface between the
silicon and insulator while for gate voltages below threshold, the
ﬂow of carriers tends to be more homogeneous across the semi-
conductor ﬁlm. As a result of the volumetric conduction, the mobil-
ity for low carrier concentration is higher than that for the case of
surface conduction [14]. This variation in the carrier mobility is the
main responsible for the slight discrepancy between the deﬁni-
tions of the threshold voltage based on Eqs. (4) and (6).
In Fig. 4, the current-based threshold voltage is compared with
other deﬁnitions from the literature, namely the charge-based cri-terion described in [11] (reviewed in [12]), the condition
@Q 0e=@/S ¼ C0ox [2] and the crossover from one type of surface po-
tential behavior to another [12].
According to the charge-based criterion, the threshold voltage is
the value of the gate voltage for which the mobile charge density
vanishes as extrapolated from strong inversion [11]. The condition
92 A.I.A. Cunha et al. / Solid-State Electronics 56 (2011) 89–94@Q 0e=@/S ¼ C0ox for threshold deﬁnition is based on a capacitive
model that locates VT in moderate inversion [2]. According to the
deﬁnition based on the crossover from one type of surface poten-
tial behavior to another, the threshold voltage is the value of VG
for which the derivatives of /S and Q 0e=C0ox with respect to VG
are equal to each other, and thus to 1/2 [12].
The three deﬁnitions agree very well except for thick silicon
ﬁlms where the crossover criterion is less sensitive to the ratio be-
tween oxide and silicon capacitances.0.0 0.1 0.2 0.3 0.4 0.5
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Fig. 6. Threshold voltage of intrinsic symmetric DG-MOSFET (tox = 2 nm,
tSi = 20 nm) vs. channel length, extracted from simulated data using: gm/ID
methodology; maximum of second derivative method and Y function method.4. Comparison between VT extraction procedures
In this Section the proposed gm/ID extraction procedure, the
second difference of the logarithm (SDL) method [12] and the Y
function method [15,16] are compared as applied to symmetric
double-gate MOSFETs with lightly doped body. The SDL method
is a well-known procedure to determine the (approximate) thresh-
old voltage and has as the major drawback the need to calculate
the usually extremely noisy second-order derivative of the current.
The Y function method, in which the linear region of the curve
Y = ID=
ﬃﬃﬃﬃﬃﬃ
gm
p
vs. VG is extrapolated to the x axis, has the advantage
of removing the series resistance effect.
Our procedure also minimizes the effect of series resistances
since they are much lower than the transistor channel resistance
in weak and in the lower moderate inversion regions. In effect,
the minimum channel sheet resistance in our procedure is
1=ðlnC 0ox/tÞ, which is of the order of tens of kilo-ohms, even for ad-
vanced technologies.
Fig. 5 compares the threshold voltage determined through the
SDL, gm/ID and Y function procedures applied to simulated charac-
teristics with variable silicon ﬁlm thickness. The threshold voltage
calculated using expressions (A6) (with /ST and Q
0
eT calculated from
(A2.b) and (A2.c), respectively, using the value of bT determined
using (A5)) is also exhibited. The simulation was carried out for
intrinsic symmetric n-channel double-gate devices with
L = 90 nm and silicon ﬁlm thicknesses (tSi) of 5, 10, 15, 20, 30 and
40 nm, and VDS = 50 mV. For the devices with tSi smaller than
20 nm the inﬂuence of quantum mechanics has been accounted
for.
As expected, the deﬁnition of the threshold voltage VT0 pro-
posed here and the gm/ID extraction procedure show very good
matching. The gm/ID methodology has also exhibited an excellent
agreement with the Y function method. On the other hand, the
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Fig. 5. Threshold voltage of intrinsic symmetric DG-MOSFET (tox = 2 nm, L = 90 nm)
vs. silicon ﬁlm thicknesses: calculated from (A6) using (A2.b), (A2.c), and (A5) (solid
line); extracted from simulated data using: gm/ID methodology (triangles); maxi-
mum of second derivative method (stars) and Y function method (circles).derivative deviates with respect to the other two determinations
by less than 1.5/t.
The results shown in Fig. 6 were obtained through the gm/ID, SDL
and Y function procedures applied to simulated current character-
istics in order to investigate how short-channel effects affect the
values of the threshold voltage. We have adopted the same param-
eters as in the previous simulation, but with constant tSi (20 nm)
and L = 0.05, 0.06, 0.08, 0.1, 0.13, 0.15, 0.2, 0.3, and 0.5 lm. It can
be noted that the deviation in the extracted threshold voltage val-
ues, from one method to the other, remains below 1.5/t, even for
the shortest length.
The results of Fig. 6 show that the threshold voltage degradation
due to short-channel effects due to channel length reduction is
similarly obtained from both extraction procedures ensuring that
the proposed gm/ID methodology is similarly affected by the reduc-
tion in channel length.
Numerical three-dimensional simulations at different tempera-
tures, from 100 K to 400 K, have been performed for triple-gate
FinFETs with L = 90 nm and tSi = 20 nm. In these 3D simulations,
analytical models accounting for mobility dependence with hori-
zontal and vertical electric ﬁelds, bandgap narrowing and incom-
plete carrier ionization have been included in the simulation
ﬁles. Fig. 7 presents the threshold voltage values extracted from100 150 200 250 300 350 400
0.2
0.3
0.4
0.5
0.6
Measured
V T
0 [
V]
T [K]
              Simulated  Measured
tSi [nm] = 20 ,    50         20 
gm/ID -
   SDL - 
Simulated
Fig. 7. Threshold voltage of intrinsic symmetric DG-MOSFET vs. temperature.
Extracted from simulated data with VDS = 50 mV, L = 910 nm and tox = 2 nm, using:
gm/ID methodology for tSi = 20 nm (circles) and tSi = 50 nm (triangles) and maximum
of second derivative method for tox = 20 nm (asterisks) and tox = 50 nm (crosses).
Extracted from measured data with VDS = 50 mV, L = 90 nm, tox = 2 nm and tSi = 20
nm, using: gm/ID methodology (squares) and second derivative method (x-marks).
10-1 100 101 102
0.2
0.4
0.6
0.8
1.0
1.2
1 2 5 20 50 300
 tSi [nm]
Q
' e 
/ (
- C
' ox
φ t)
C'ox / C'Si
Fig. A1. One half of the normalized threshold mobile charge of the intrinsic
symmetric dual gate MOSFET. tox = 2 nm.
A.I.A. Cunha et al. / Solid-State Electronics 56 (2011) 89–94 93these simulation data at VDS = 50 mV, using the gm/ID, SDL and Y
function methods.
Measurements for a similar range of temperature have been
accomplished [17] for a FinFET with L = 90 nm, tox = 2 nm and
tSi = 20 nm. The VT0 values extracted from these experimental data
through the gm/ID, SDL and Y function methods are also exhibited in
Fig. 7. From the results of Fig. 7 it is clear that the SDL method over-
estimates the threshold voltage variation with temperature, espe-
cially at higher temperatures, while the gm/ID methodology agrees
with the Y function method.
In [18], the variation of threshold voltage with temperature is
investigated according to an analytical model presented in Poiroux
et al. [2]. Applying this analysis to the simulated devices, the VT0
rate of variation with T is equal to 0.49 mV/K for tSi = 20 nm
and is equal to 0.57 mV/K for tSi = 50 nm. These values agree very
well with those obtained using the threshold voltage extracted
through the gm/ID method: dVT0/dT = 0.49 mV/K for tSi = 20 nm
and dVT0/dT = 0.56 mV/K for tSi = 50 nm. On the other hand, the
values obtained using the SDL method are dVT0/dT = 0.62 mV/K
and dVT0/dT = 0.66 mV/K, for tSi = 20 nm and tSi = 50 nm, respec-
tively. For the Y function method the dVT0/dT variation are
0.51 mV/K and 0.56 mV/K for the devices with 20 nm and
50 nm of silicon thickness, respectively, which are very close to
the values of the gm/ID method. Therefore, the threshold voltage gi-
ven by the gm/ID extraction procedure behaves with temperature in
closer agreement with the analytical model of Poiroux et al. [2] and
with the VT0 obtained through the Y function method. From Ref.
[18], it is also worth noting that even for a triple gate device
(tSi = 50 nm) the proposed charge-based deﬁnition works in good
agreement with the tridimensional simulations in the studied tem-
perature range differently from the SDL method.
5. Conclusions
A current-based deﬁnition of threshold, derived from the equal-
ity between the drift and diffusion components of drain current,
has been extended to symmetric DG-MOSFETs with undoped body.
The threshold voltage is extracted from the gm/ID curve in the linear
region, being minimally affected by short-channel effects as well as
by mobility degradation due to transversal ﬁeld. The gm/ID extrac-
tion method agrees with the SDL method, which, however, is not
associated to a physical based deﬁnition and suffers from the
resulting noise of second-order derivative determination. The
threshold voltage extraction using the gm/ID procedure also pre-
sents a very good agreement with the extraction following the Y
function method, ensuring a negligible inﬂuence of the series
resistance.
Acknowledgements
The authors acknowledge the Brazilian research-funding agen-
cies FAPESP, CNPq and CAPES for the ﬁnancial support and are in-
debted to Prof. João Antonio Martino (University of Sao Paulo,
Brazil), Prof. Cor Clayes (IMEC, Belgium) and Dr. Eddy Simoen
(IMEC, Belgium) for supplying the devices.
Appendix A
Neglecting the hole charge for an undoped or lightly doped n-
channel MOSFET, the voltage balance equation is:
Q 0e ¼ C0oxðVG  VFB  /SÞ ðA1Þ
where Q 0e is one half of the mobile charge density in symmetric dou-
ble-gate devices, VG the gate voltage, VFB the ﬂat-band voltage, /S
the surface potential, C0ox ¼ eox=tox the oxide capacitance per unitarea, eox is the oxide electrical permittivity and tox the gate oxide
thickness.
The solution of the Poisson–Boltzmann equation in the case of
an intrinsic symmetric n-channel DG-MOSFET (Fig. 1) [19,20] leads
to:
/ðx; yÞ ¼ VCðyÞ  2/tln
tSi
4bLDi
cos 2b
x
tSi
  
ðA2:aÞ
/SðyÞ ¼ VCðyÞ  2/tln
tSi
4bLDi
cosðbÞ
 
ðA2:bÞ
Q 0e ¼ 4C 0Si/tb tanb ðA2:cÞ
VG  VFB  VC
2/t
 ln 4LDi
tSi
 
¼ ln b
cosb
 
þ 2 C
0
Si
C 0ox
b tanb ðA2:dÞ
where /S(y) = /(x, y) for x = ±tSi/2, tSi is the silicon ﬁlm thickness, /t
is the thermal voltage and VC is the channel voltage (quasi-Fermi
potential of electrons). C0Si ¼ eSi=tSi and LDi ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
eSi/t=ð2qniÞ
p
are the
silicon-ﬁlm capacitance per unit area and the intrinsic Debye
length, respectively. LDi is of the order of 100 lm at room
temperature.
The auxiliary variable b is directly associated with the carrier
charge density, as shown in (A2.c).
Differentiating (A2.c) with respect to VG gives:
@Q 0e
@VG
¼ 4C 0Si/tðtanbþ bþ b tan2 bÞ
@b
@VG
ðA3Þ
From (A2.d) (for VC = 0) we can ﬁnd the derivative in the right-
hand side of (A3), which allows us to write:
@Q 0e
@VG
1
Q 0e
¼ ðtanbþ bþ b tan
2 bÞ=ð2/t tanbÞ
1þ b tanbþ 2C0SiC0ox b tanbþ b
2 tan2 bþ b2 h i ðA4Þ
As Q 0e (and b) approaches 0, it follows from (A4) that
@Q 0e
@VG
1
Q 0e
ap-
proaches 1//t, thus, the inversion charge density has an ideal sub-
threshold slope.
Equating (A4) and (4) we ﬁnd that the value of b according to
the current-based deﬁnition of threshold is the solution (bT) of:
tanbT tanbT þ bT þ bT tan2 bT
  ¼ C 0ox
2C0Si
ðA5Þ
Therefore, the threshold voltage in equilibrium is given by:
VT0 ¼ VFB þ /ST  Q 0eT=C 0ox ðA6Þ
94 A.I.A. Cunha et al. / Solid-State Electronics 56 (2011) 89–94where Q 0eT and /ST are the mobile charge density and the surface po-
tential at threshold, respectively, calculated from (A2.c) and (A2.b)
for VC = 0, respectively, with b = bT, calculated according to (A5).
Fig. A1 shows the mobile charge density for which drift equals
diffusion vs. the ratio C0ox=C
0
Si, calculated from (A2.c) and (A5). It
can be noted that half the carrier charge density inside the silicon
ﬁlm at threshold approaches the thermal charge ðC0ox/t) for very
thin silicon ﬁlms. This limit is easily determined from (A5) consid-
ering the limit at which bT approaches zero.
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